

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 139 424 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
04.10.2001 Bulletin 2001/40

(51) Int Cl.7: H01L 23/58

(21) Application number: 01302597.8

(22) Date of filing: 21.03.2001

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 31.03.2000 JP 2000098431

(71) Applicants:
• Sharp Kabushiki Kaisha
Osaka-shi, Osaka 545-8522 (JP)
• Nippon Telegraph and Telephone Corporation
Tokyo 100-8116 (JP)

(72) Inventors:
• Yanagawa, Eiji
Tenri-shi, Nara 632-0004 (JP)

• Nakano, Akihiko
Nara-shi, Nara 631-0065 (JP)
• Ohmi, Toshinori
Kitakatsuragi-gun, Nara 635-0831 (JP)
• Matsumoto, Hironori
Nara-shi, Nara 630-8144 (JP)
• Takeda, Tadao
Ebina-shi, Kanagawa 243-0433 (JP)
• Unno, Hideyuki
Ebina-shi, Kanagawa 243-0431 (JP)
• Ban, Hiroshi
Machida-shi, Tokyo 194-0004 (JP)


(74) Representative: Brown, Kenneth Richard et al
R.G.C. Jenkins & Co.
26 Caxton Street
London SW1H 0RJ (GB)

(54) Semiconductor device and method of manufacturing the same

(57) In the present semiconductor device, a chip with an LSI circuit is secured to a board 3 (with the chip flipped) so as to be level. The LSI circuit on the chip is specified to operate normally only when the chip is level. Further, the back of the chip is processed so as to give stress to the chip. The chip has a reduced thickness of

50 μm or less (alternatively 30 μm to 50 μm). Therefore, when the chip is detached from the board, it deforms and is no longer level due to the stress, which prohibits the LSI circuit from operating normally. This way, the present semiconductor device ensures that no analysis can be conducted on the LSI circuit once the chip is detached.

FIG. 1 (a)



EP 1 139 424 A2

Description

FIELD OF THE INVENTION

[0001] The present invention relates to a semiconductor device in which a semiconductor element is secured to a board and a method of manufacturing the same.

BACKGROUND OF THE INVENTION

[0002] Conventionally, semiconductor element chips (semiconductor elements; hereinafter, "chips") have been developed incorporating integrating transistors and an IC (integrated circuit) or LSI (large-scale integration) circuit.

[0003] The chip, when applied in a semiconductor device, is typically secured to a board and then sealed in a plastic package or the like, so as to provide protection to the chip from its external environment and allow easy handling of the chip during use.

[0004] An example is taken here to describe an arrangement of a packaged semiconductor device having a chip with a transistor-integrated circuit (integrated circuit).

[0005] Figure 19 is an explanatory drawing showing a conventional arrangement of a packaged semiconductor device 101. The semiconductor device 101 is of a flipped-chip mounting type wherein the chip 102 is positioned so that its front faces the board 103. A package 108 made of epoxy resin is provided to cover the back of the chip 102, thereby sealing the chip 102.

[0006] The chip 102 is secured to the board 103 interposed by glue (anisotropic conducting glue) 105. The board 103 is made of glass epoxy prepared by immersing epoxy resin in glass fiber.

[0007] On the front of the chip 102 is there provided a pad section 107 as well as an integrated circuit (not shown). The pad section 107 has a bump 104 to establish contact to a wire section 106 made of copper film on the board 103.

[0008] Now, a typical method of manufacturing such a packaged semiconductor device will be described.

[0009] First, the wire section 106 with output wiring for external connection is provided on the board 103 at a position that matches the position of the pad section 107 on the chip 102.

[0010] Then, a bump 104 is fabricated of gold on the pad section 107 of the chip 102, followed by application of glue 105 onto the board 103.

[0011] The board 103 and chip 102 are stacked so that the wire section 106 matches the bump 104 (pad section 107) in position, thereby mounting the chip 102 on the board 103.

[0012] Thereafter, the chip 102 and board 103 are compressed and secured to each other, while heating at about 200 °C. The glue 105 solidifies due to the heating, securing the chip 102 onto the board 103. The chip 102 is sealed by epoxy resin to form the package 108.

[0013] Generally, the chip 102 has a thickness of 200 μm or more. Besides, normally, the chip 102 is secured level (flat) onto the board 103 to retain its electrical properties.

[0014] Specific examples are disclosed about this kind of method of manufacturing a semiconductor device in Japanese Laid-Open Patent Application No. 11-238750/1999 (Tokukaihei 11-238750; published on August 31, 1999), Japanese Laid-Open Patent Application No. 61-15957/1989 (Tokukaisho 64-15957; published on January 19, 1989), and other documents.

[0015] Tokukaihei No. 11-238750 discloses a method of manufacturing a highly reliable semiconductor device of a flipped-chip mounting type by removing residual scum from a vicinity of the pad section on the chip and improving the adherence between the pad section (metal) and the bump (metal).

[0016] Tokukaisho No. 64-15957 discloses a method of seal an NMOS type (N-type metal oxide semiconductor) element chip in a semiconductor package with a gas and liquid, whereby a mechanical pressure (stress) is applied to the chip using a gas and liquid so as to increase current flow for improved performance of the NMOS element.

[0017] Japanese Laid-Open Patent Application No. 5-93659/1993 (Tokukaihei 5-93659; published on April 16, 1993) discloses a distortion sensor which works by means of a stress being applied to various kinds of resistor elements, which is a technology not directly related to semiconductor elements, but rather to Tokukaisho No. 64-15957. The distortion sensor takes advantage of a glass layer which changes its electric resistance when distorted.

[0018] Incidentally, the semiconductor device 101 of a flipped-chip mounting type of Figure 19 has a structure that does not readily allow observation of the integrated circuit provided on the front of the chip 102.

[0019] In other words, as mentioned above, the board 103 is secured on the front of the chip 102 interposed by the glue 105. Therefore, unsealing the epoxy resin package 108 covering the back of the chip 102 permits only a look at the back of the chip 102, allowing no observation or analysis of the structure of the integrated circuit.

[0020] However, the epoxy resin forming the board 103, the anisotropic conducting glue 105, etc. are removable using an etchant containing fuming nitric acid or sulfuric acid, for example. Therefore, the board 103 and glue 105 can be peeled off (removed) by the use of the etchant, separating the chip 102 from all the other parts. The chip 102, once separated, is prone to any kind of analysis; the integrated circuit on the front can be observable, and its electrical properties are measurable by directly contacting probes.

[0021] Further, the chip 102 secured level onto the board 103 in the package 108, i.e., packaged, has a thickness of 200 μm or more. Therefore, the chip 102 continues to be level even after it is separated from the

all the other parts for analysis; the integrated circuit on the chip 102 operates normally exhibiting the same electrical properties as when it is packaged.

[0022] In short, the conventional semiconductor device 101, when the epoxy resin is peeled to separate the chip 102 from all the other parts, is highly prone to analysis on its integrated circuit and other parts due to its arrangement and package method. This gives a rise to a problem that secrets cannot be well concealed.

[0023] Here, Tokukaihei 11-238750 and Tokukaisho 64-15957 mentioned above disclose technologies to improve the performance of the chip, but completely fails to pay attention to methods prohibiting the analysis of the chip (integrated circuit). These technologies still allow separation of the chip from all the other parts for analysis of the integrated circuit or other members.

[0024] Tokukaihei 5-93659 above, relating to a distortion sensor, belongs basically to a different field of technology from the present invention and neither discloses nor suggests the protection of the chip from analysis.

SUMMARY OF THE INVENTION

[0025] The present invention has an object to offer a semiconductor device which can completely prevent analysis of the integrated circuit of the semiconductor element secured to the board, as well as a method of manufacturing such a semiconductor device, i.e., to offer a semiconductor device which ensures protection of secrets about the semiconductor element, as well as a method of manufacturing such a semiconductor device.

[0026] In order to achieve the object, a semiconductor device in accordance with the present invention includes a semiconductor element, with an integrated circuit, secured to a board, is such that the semiconductor element is secured level and specified to operate normally only when the semiconductor element is level.

[0027] According to the arrangement, the semiconductor element is specified to operate normally only when it is level. Therefore, if the semiconductor element is no longer capable of sustaining its level shape as a result of, for example, detachment of the semiconductor element from the board, the semiconductor element does not operate normally due to a resultant change and the like in its electrical properties. This ensures that any analysis is prohibited from being conducted on the integrated circuit on the semiconductor element. Thus, secrets can be concealed safely about the semiconductor element.

[0028] In order to achieve the object, a method of manufacturing a semiconductor device in accordance with the present invention includes, after securing a semiconductor element with an integrated circuit to a board so as to be level, the step of processing at least a part of a back of the semiconductor element to develop such stress that when the semiconductor element is detached from the board, at least a part thereof deforms.

[0029] According to the arrangement, the semicon-

ductor element is given such stress that when the semiconductor element is detached from the board, at least a part thereof deforms. Therefore, if the semiconductor element is detached from the board and can no longer sustain its level shape, the semiconductor element does not operate normally due to a resultant change and the like in its electrical properties. This ensures that any analysis is prohibited from being conducted on the integrated circuit on the semiconductor element. Thus, a semiconductor device can be manufactured in which secrets can be concealed safely about the semiconductor element.

[0030] For a fuller understanding of the nature and advantages of the invention, reference should be made to the ensuing detailed description taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

[0031] Figure 1(a) is a cross-sectional view schematically showing an arrangement of a semiconductor device of a first embodiment in accordance with the present invention.

[0032] Figure 1(b) is a cross-sectional view showing the semiconductor device of Figure 1 (a) which has deformed due to removal of a semiconductor element chip from it.

[0033] Figure 2 is a plan view schematically showing an arrangement of the semiconductor element chip of Figure 1(b).

[0034] Figure 3 is a circuit diagram showing, as an example, an arrangement of a distortion sensor provided in a sensor section, a transistor provided in a transistor section, and an LSI circuit provided in a LSI circuit section of a semiconductor element chip of Figure 1 (b).

[0035] Figure 4, in reference to an example of a manufacturing process of the semiconductor device of Figure 1(a), is a cross-sectional view showing the semiconductor element chip being secured to a board.

[0036] Figure 5, in reference to an example of a manufacturing process of the semiconductor device of Figure 1(a), is a cross-sectional view showing the semiconductor element chip being processed on its back.

[0037] Figure 6, in reference to an example of a manufacturing process of the semiconductor device of Figure 1(a), is a cross-sectional view showing the semiconductor element chip having been processed on its back.

[0038] Figure 7, in reference to an example of a manufacturing process of the semiconductor device of Figure 1(a), is a cross-sectional view showing the semiconductor element chip having been packaged.

[0039] Figure 8(a) is a cross-sectional view schematically showing an arrangement of a semiconductor device of a second embodiment in accordance with the present invention.

[0040] Figure 8(b) is a cross-sectional view showing the semiconductor device of Figure 8(a) which has deformed due to removal of a semiconductor element chip

from it.

[0041] Figure 9(a) is an explanatory drawing showing a preprocessing arrangement of the semiconductor element chip of Figure 8(b).

[0042] Figure 9(b) is a cross-sectional view showing the semiconductor element chip of Figure 8(b) which has distorted.

[0043] Figure 10(a) is an explanatory drawing schematically showing an arrangement of a semiconductor device of a third embodiment in accordance with the present invention.

[0044] Figure 10(b) is a cross-sectional view showing the semiconductor device of Figure 10(a) which has deformed due to removal of a semiconductor element chip from it.

[0045] Figure 11 is a plan view schematically showing an arrangement of a lead frame in the semiconductor device of Figure 10(a).

[0046] Figure 12, in reference to an example of a manufacturing process of the semiconductor device of Figure 10(a), is a cross-sectional view showing the semiconductor element chip having been secured to a die pad.

[0047] Figure 13, in reference to an example of a manufacturing process of the semiconductor device of Figure 10(a), is a cross-sectional view showing the semiconductor element chip having been processed on its back.

[0048] Figure 14, in reference to an example of a manufacturing process of the semiconductor device of Figure 10(a), is a cross-sectional view showing the semiconductor element chip having been packaged.

[0049] Figure 15 is a cross-sectional view schematically showing an arrangement of a conventional semiconductor device of a wire bonding type.

[0050] Figure 16 is a plan view schematically showing an arrangement of a lead frame of the semiconductor device of Figure 15.

[0051] Figure 17 is a graph showing measurements of relationships between the thickness and warp (degrees of warp) of wafers (made of chip base material) which have been thinned down from their original thickness of 725 μm by polishing.

[0052] Figure 18 is a graph showing measurements of relationships between amounts of etching and warp of wafers whose polished surfaces have been wet etched.

[0053] Figure 19 is a cross-sectional view schematically showing an arrangement of a conventional semiconductor device of a flipped-chip mounting type.

DESCRIPTION OF THE EMBODIMENTS

[0054] A semiconductor device in accordance with the present invention (hereinafter, "the present semiconductor device") has a semiconductor element with an integrated circuit.

[0055] The semiconductor element is secured level

onto a board in, for example, a package.

[0056] The semiconductor element is specified to operate normally only when it is level. Conversely, the semiconductor element is specified to, when it becomes no longer capable of continuing to be level, cause a change in electrical or other properties of its transistor and integrated circuit and fail to operate normally.

[0057] Further, according to the specifications, the semiconductor element is receiving a stress (static stress) as a result of processing carried out on at least a part of its back and, when detached from the board in the present semiconductor device, becomes no longer capable of continuing to be level and deforms (e.g., warps) at least partially due to the stress.

[0058] For these specifications, when the semiconductor element is separated from all the other parts and removed from the present semiconductor device, it deforms due to the stress and becomes no longer capable of continuing to be level, failing to operate normally.

[0059] Since the present semiconductor device is specified in this manner, when the semiconductor element is detached from the board, the semiconductor element deforms and changes its electrical and other properties, thereby being prevented from operating normally. The semiconductor element, when detached, can be thus protected from property and circuit analysis.

[0060] The present semiconductor device must be mounted to an external circuit when used. The present invention has an object to exploit, for various purposes, such a phenomenon that transistors, ICs (integrated circuits), and LSI (large-scale integration) circuits change their electrical properties when deformed; one of the purposes is to provide protection to the semiconductor element from analysis. The sensors and mounting methods which will be described in the following embodiments constitute mere examples.

[0061] Note that in the present invention, "the semiconductor element being detached from the board" refers to the condition in which at least a part of the semiconductor element has peeled off the board.

[Embodiment 1]

[0062] A first embodiment in accordance with the present invention will be now described. Note that the scope of the present invention is by no means limited to this embodiment.

[0063] Referring to Figure 1(a), a semiconductor device 1 of the present embodiment is packaged, i.e., includes a semiconductor element chip (semiconductor element; hereinafter, "chip") 2 which is sealed in a package 8.

[0064] The semiconductor device 1 is of a flipped-chip mounting type whereby the chip 2 is positioned so that its front faces a board 3. The package 8 made of epoxy resin or other material is provided in a manner to cover the chip 2 on its back, thereby sealing the chip 2.

[0065] The board 3, formed from a glass epoxy board,

has a wire section 6 made from copper foil on its side which contacts to the chip 2. The board 3 is fabricated by, for example, immersing epoxy resin in glass fiber.

[0066] The chip 2 is a silicon-made semiconductor element chip and is secured onto the board 3 by a glue (anisotropic conducting glue) 5.

[0067] On the front of the chip 2 there are provided an electronic circuit section which will be described later and a pad section 7. The pad section 7 has a bump 4 to establish contact to a wire section 6 on the board 3.

[0068] The back 2a of the chip 2 is subjected to rough surface processing to apply a stress to the chip 2 to deform the chip 2. Due to the processing of the back 2a, the chip 2 warps due to stress when removed from the package 8 (when detached from the board 3) as shown in Figure 1 (b).

[0069] A typical conventional semiconductor element has a thickness of 200 μm or more. By contrast, the chip 2 in the semiconductor device 1 has a thickness of 50 μm or less, preferably 30 μm to 50 μm , because of the rough surface processing. The chip 2 is therefore thinner entirely than conventional semiconductor elements and more prone to deformation caused by the stress applied to the processed back 2a when detached from the board 3.

[0070] An electronic circuit section provided on the front of the chip 2 will be now described.

[0071] Figure 2 is an explanatory drawing showing an arrangement of the electronic circuit section. As shown in Figure 2, the electronic circuit section includes a transistor section 21, a sensor section 22 and an LSI circuit section 23.

[0072] The transistor section 21 is a part where transistors (of an NMOS type (N-type metal oxide semiconductor)) are provided at high density. The sensor section 22 is a part where a detector section (detector means; will be detailed later) is provided to detect electrical properties of the transistors. The LSI circuit section 23 is a part where circuitry including an IC (integrated circuit) or LSI (large-scale integration) circuit is provided.

[0073] The transistor in the transistor section 21 is specified to exhibit electrical properties according to the shape of the transistor section 21. In other words; the transistor possesses different electrical properties when the transistor section 21 is level (normal period) and when the transistor section 21 is deformed (deformed period).

[0074] When the chip 2 is detached from the board 3 and has warped convexly due to stress, the transistor section 21 provided on the front of the chip 2 warps accordingly. The semiconductor device 1 is therefore specified so that when the chip 2 is detached from the board 3, the transistor in the transistor section 21 changes its electrical property.

[0075] Now, changes in electrical properties of an NMOS transistor will be described which occur when the transistor section 21 deforms.

[0076] A stress (external force) was applied to the

transistor section 21, for example, so that it warped convexly in a direction perpendicular to current flow through the transistor and normal to the front of the chip 2, and as a result, the front of the transistor section 21 actually warped due to the stress, forming a warped surface having a radius (r) of 10 mm. In these circumstances, the transistor, when activated, showed a 10 % increase in its channel current.

[0077] In this manner, the transistor is specified to change its electrical properties according to the shape of the transistor section 21.

[0078] The detector section in the sensor section 22 is for detecting an electrical properties of the transistor in the transistor section 21 and controlling the LSI circuit provided in the LSI circuit section 23 according to results of the detection.

[0079] In other words, the detector section is specified to activate the LSI circuit if it detects an electrical property exhibited by the transistor at normal period (exhibited by the transistor provided in a level part of the transistor section 21) and to deactivates the LSI circuit if it detects an electrical property exhibited by the transistor at deformed period.

[0080] In this manner, the semiconductor device 1 is specified so that the detector section detects a change in electrical properties (current, voltage, etc.) of the transistor caused by the warp of the chip 2 (transistor section 21) to utilize the results in the control of the operation of the LSI circuit.

[0081] As the detector section may OP-amplifier or another analog circuit be used for example. The OP-amplifier is for detecting a change in electrical properties of the transistor which occurs when the level transistor section 21 deforms.

[0082] Now, referring to Figure 3, a concrete arrangement example will be now described of the electronic circuit section, especially the distortion sensor, in the chip 2. As shown in Figure 3, the electronic circuit section includes a transistor 24, a distortion sensor 25, and an LSI circuit 26.

[0083] The distortion sensor 25 is an OP-amplifier with a resistor R and a comparator Cp, acting as the aforementioned detector section. As shown in Figure 3, in the distortion sensor 25, the resistor R is connected at one of its ends to the transistor 24 in the transistor section 21 (see Figure 2) and grounded at the other end.

[0084] The comparator Cp has two input terminals and an output terminal. One of the input terminals is connected to a wire connecting the resistor R to the transistor 24. A predetermined voltage V_2 is applied in advance to the other input terminal. The output terminal is connected to the LSI circuit 26 in the LSI circuit section 23 (see Figure 2).

[0085] In these circumstances, the predetermined voltage V_2 is equal to or exceeds the characteristic voltage V_1 of the transistor 24 at normal period and is specified lower than the characteristic voltage V_1 of the transistor 24 at deformed period.

[0086] The characteristic voltage V_1 refers to a voltage the transistor 24 generates when it receives a drive voltage. As the transistor 24 receives a drive voltage, it outputs a characteristic current I_d which changes in value according to the shape of the transistor section 21. The value of the characteristic voltage V_1 is determined by the characteristic current I_d and the resistor R connected to the transistor 24.

[0087] As describe earlier, the characteristic current I_d of the transistor 24 increases in value as the transistor section 21 warps, which means that the characteristic voltage V_1 increases as the transistor section 21 warps.

[0088] The comparator Cp compares the characteristic voltage V_1 with the predetermined voltage V_2 to determine which voltage is higher. According to its specifications, the comparator Cp outputs low signal (operation signal) from its output terminal to the LSI circuit 26 if the characteristic voltage V_1 is either lower than or equal to the predetermined voltage V_2 , and conversely, outputs high signal to the LSI circuit 26 if the characteristic voltage V_1 is higher than the predetermined voltage V_2 .

[0089] The LSI circuit 26 has an operation prohibition circuit 27 for controlling the operation of the LSI circuit 26 itself according to an output signal of the distortion sensor 25 (comparator Cp).

[0090] The operation prohibition circuit 27 allows the LSI circuit 26 to operate when it receives low signal from the distortion sensor 25. Meanwhile, the operation prohibition circuit 27 is specified to prohibit the operation of the LSI circuit 26 when it receives high signal or no signal at all from the distortion sensor 25. To put it differently, according to specifications, the LSI circuit 26 is allowed to operate only when it receives low signal from the distortion sensor 25.

[0091] Next, the operation of the electronic circuit section in accordance with conditions of the chip 2 (transistor section 21) will be described.

[0092] At normal period, i.e., when the chip 2 is secured to the board 3 and packaged so that the transistor section 21 is level (normal conditions), the transistor 24 exhibits normal electrical properties. Therefore, the predetermined voltage V_2 is equal to or exceeds the characteristic voltage V_1 ($V_1 \leq V_2$), causing the comparator Cp in the distortion sensor 25 to output low signal to the LSI circuit 26. The LSI circuit 26 hence operates normally.

[0093] By contrast, when the package 8 of the semiconductor device 1 is opened and the chip 2 is detached from the board 3, as shown in Figure 1(b), the chip 2 (and the transistor section 21) warps convexly due to stress.

[0094] The electrical properties of the transistor 24 thereby change, and the transistor 24 outputs a characteristic current I_d at an increased value. Consequently, the characteristic voltage V_1 becomes greater than the predetermined voltage V_2 ($V_1 > V_2$), and the comparator Cp in the distortion sensor 25 outputs high signal to the

LSI circuit 26. Receiving the high signal, the operation prohibition circuit 27 causes the LSI circuit 26 to stop operating.

[0095] As described above, in the semiconductor device 1, the chip 2 is secured level onto the board 3 (with the chip being flipped). Further, the chip 2 is specified to, when detached from the board 3, deform due to the stress which develops as a result of the rough surface processing carried out on the back 2a.

[0096] The chip 2 specified to operate normally when it is level and to fail to operate normally when it has deformed. In other words, in the chip 2, as the distortion sensor 25 detects changes in electrical properties of the transistor 24 caused by deformation, the operation prohibition circuit 27 stops the LSI circuit 26 from operating.

[0097] This ensures that in the semiconductor device 1, any analysis is prohibited from being conducted on the LSI circuit 26 of the chip 2 when the chip 2 is detached from the board 3. Thus, secrets can be concealed safely about the chip 2.

[0098] As mentioned earlier, the LSI circuit 26 is specified to be prohibited by the operation prohibition circuit 27 from operating when it receives no signal. Therefore, the LSI circuit 26 is not operable alone (when detached from the LSI circuit section 23); in these conditions, no analysis of the circuit is ever possible by means of probing.

[0099] Now, a method of manufacturing the semiconductor device 1 will be described.

[0100] First, a chip 2 having a thickness of 200 μm or more is prepared, including a pad section 7. A wire section 6 with output wiring for external connection is then provided on the board 3 at a position that matches the position of the pad section 7 of the chip 2. This is followed by fabrication of a bump 4 of gold on the pad section 7 of the chip 2.

[0101] As shown in Figure 4, glue (anisotropic conducting glue) 5 is applied on the board 3. Thereafter, the board 3 and chip 2 are stacked so that the wire section 6 matches the bump 4 (pad section 7) in position, thereby mounting the chip 2 on the board 3.

[0102] Next, the chip 2 and board 3 are compressed and secured to each other, while heating at about 200 $^{\circ}\text{C}$. The glue 5 solidifies due to the heating, securing the chip 2 onto the board 3. By these steps, the chip 2 is mounted in a flipped posture to be level on the board 3.

[0103] The board 3 on which the chip 2 is secured is loaded at a predetermined position in a dicing machine. The back 2a of the chip 2 is scraped (subjected to rough surface processing) entirely using a dicing blade 9 provided in the dicing machine as shown in Figure 5 and Figure 6.

[0104] The scraping is carried out to reduce the thickness of the chip 2 to 50 μm or less, preferably to a range of 30 μm to 50 μm .

[0105] In addition, the scraping of the back 2a by means of the dicing blade 9 is preferably carried out in a specified direction (for example, in a direction normal

to the paper showing Figure 5). Thus, the back 2a of the chip 2 is shaped by the scraping so that the chip 2 readily deforms due to stress.

[0106] The scrape processing carried out on the entirety of the back 2a renders the chip 2 entirely thinner, enabling predetermined stress to be applied to the chip 2 entirely.

[0107] Next, as shown in Figure 7, the chip 2 is sealed by epoxy resin using a predetermined mold to form a package 8. The manufacture of the semiconductor device 1 is hence completed.

[0108] In this manner, the chip 2 has its back 2a subjected to rough surface processing and therefore, has such a structure that once it is detached from the board 3 and deforms due to stress, it does not easily return to the level shape.

[0109] The structure thereby never allows the chip 2 to completely return to the level shape even by, for example, vacuum adsorption on a level base. To put it differently, the chip 2, once deformed, by no means completely returns to the level shape. Nor can any analysis be conducted on the LSI 26 and other circuits, once the chip 2 is deformed, as described earlier.

[0110] Note that the chip 2 is scraped after being mounted in a flipped posture. Therefore, the chip 2 can retain its level shape inside the semiconductor device 1 even when it is thinned down and receives stress.

[0111] The scrape processing by means of the dicing blade 9 produces no adverse effects on devices, such as the transistor 24 and LSI circuit 26 in the chip 2, which we confirmed through experiments and other methods.

[0112] The scraping by means of the dicing blade 9 is preferably carried out so as to render the steps formed by the dicing (groove pitches formed by the scraping) as short as possible. Short steps would enable a stress to be applied to the chip 2 easily.

[0113] Further, prior to the scraping by means of the dicing blade 9, the chip 2 may be thinned down entirely to some extent (for example, about 50 μm) by a typical scrape or other method, as required.

[0114] In the present embodiment, it is specified that the scraping of the back 2a of the chip 2 using the dicing blade 9 is carried out in a specified direction (for example, in a direction normal to the paper showing Figure 5); however, the scraping may be carried out in whichever direction that results in easy deformation of the chip 2 due to stress or may be carried out in two or more different directions.

[0115] In the present embodiment, it is specified that the steps formed by the scraping are rendered as short as possible; however, the scraping requires no particular limitations.

[0116] In the present embodiment, it is specified that the dicing blade 9 is used in the rough surface processing of the entire back 2a of the chip 2; however, there are no particular limitations as to which part(s) of the chip 2 is(are) to be thinned down. Only the transistor section 21 may be thinned down, for example.

[0117] However, the chip 2 is specified to detect electrical properties of the transistor 24 using the distortion sensor 25, as described earlier. Therefore, the chip 2 is preferably thinned down in such a manner that at least the transistor section 21 deforms due to stress.

[0118] The present embodiment only refers to a case where the back 2a of the chip 2 is entirely scraped by dicing; however, the back 2a of the chip 2 may be scraped by a method other than dicing. Examples include physical scraping by means of sand blast or sand-paper and treatment by means of laser beam projection.

[0119] Scraping methods other than dicing will be now described.

[0120] If the back 2a of the chip 2 is to be treated by means of a laser as an example, prior to the treatment, the chip 2 is thinned down to some extent (for example, about 50 μm) by a typical scrape or other method.

[0121] The board 3 on which the chip 2 is secured is loaded in a predetermined place in a laser marker device (laser beam projection device). The laser beam is preferably a converging laser beam which is a focused energy beam. Specifically, such a converging laser beam can be generated by means of, for example, a laser light source using YAG (yttrium aluminum garnet) as a solid laser medium.

[0122] The back 2a of the chip 2 is treated by projection of a laser beam with, for example, the second harmonic wavelength of 532 nm. As a result of the treatment, numerous minute dents or irregularities are formed on the back 2a, enabling a predetermined stress to be applied to the chip 2.

[0123] There are no particular limitations on the wavelength of the laser beam or requirements in the projection. However, the laser beam with the above specified wavelength produces no adverse effects to devices, such as the transistor 24 and LSI circuit 26 of the chip 2, which we confirmed through experiments and other methods.

[0124] If the back 2a of the chip 2 is to be scraped by means of sand blast as another example, prior to the scraping, the chip 2 is thinned down to some extent similarly to the foregoing case.

[0125] The board 3 on which the chip 2 is secured is loaded in a predetermined place in a sand blast processing device, and the back 2a of the chip 2 is scraped so that the chip 2 has a thickness of, for example, 50 μm or less, preferably in a range of 30 μm to 50 μm . For the scraping, calcium carbonate particles of, for example, #1000 (about 15 μm) are preferably used as sand blast particles (grind particles).

[0126] As a result of the scrape processing, numerous minute dents or irregularities are formed on the back 2a, enabling a predetermined stress to be applied to the chip 2.

[0127] There are no particular limitations on the kind of the sand blast particles or requirements in the scraping. However, the calcium carbonate particles produce no adverse effects to devices, such as the transistor 24

and LSI circuit 26 of the chip 2, which we confirmed through experiments and other methods.

[0128] Alternatively, if the back 2a of the chip 2 is to be manually scraped by means of sandpaper as another example, prior to the scraping, the chip 2 is thinned down to some extent similarly to the foregoing cases.

[0129] The back 2a of the chip 2 is scraped using sandpaper so that the chip 2 has a thickness of, for example, 50 μm or less, preferably in a range of 30 μm to 50 μm . As a result of the scrape processing, numerous minute dents or irregularities are formed on the back 2a, enabling a predetermined stress to be applied to the chip 2.

[0130] There are no particular requirements in the scraping using sandpaper. However, the use of sandpaper of a relatively large particle size is preferable, since it would enable easy application of stress to the chip 2. The use of sandpaper produces no adverse effects to devices, such as the transistor 24 and LSI circuit 26 of the chip 2, which we confirmed through experiments and other methods.

[0131] The scraping by means of sandpaper is carried out manually and requires good attention. However, it is the easiest processing method.

[Embodiment 2]

[0132] A second embodiment in accordance with the present invention will be now described. Here, for convenience, members of the present embodiment that have the same function as members of the first embodiment, and that are mentioned in that embodiment are indicated by the same reference numerals and description thereof is omitted.

[0133] Figure 8(a) is an explanatory drawing showing an arrangement of a semiconductor device 11 of the present embodiment. As shown in this Figure, the semiconductor device 11 is different from the semiconductor device 1 in that the chip 2 is replaced with a chip 12.

[0134] As shown in Figures 1 (a) and 1(b), the chip 2 in the semiconductor device 1 has its back 2a subjected to rough surface processing. By contrast, as shown in Figures 8(a) and 8(b), the chip 12 in the semiconductor device 30 is has a part of its back 12a subjected to the rough surface processing.

[0135] Specifically, as shown in Figures 9(a) and 9(b), only a part of the back 12a of the chip 12, that is, the back side of the transistor section 21 (the part of the back 12a opposite to the transistor section 21) is subjected to rough surface processing. Only this part is thinned down, with the others remaining the same.

[0136] Therefore, the chip 12 is thinned down in the transistor section 21 (for example, to 50 μm or less) and remains at the same thickness in the sensor section 22 and LSI circuit section 23 (for example, 200 μm or more).

[0137] Therefore, the chip 12 receives stress only in the transistor section 21 and deforms only in the tran-

sistor section 21 due to stress when detached from the board 3.

[0138] As described here, as to the chip 12, only a part of the back 12a (transistor section 21) is subjected to rough surface processing, resulting in non-uniform thickness. The chip 12 has such a structure that once it is detached from the board 3 and deforms due to stress, it returns to the level shape only with great difficulties.

[0139] The structure thereby never allows the chip 12 to completely return to the level shape even by, for example, vacuum adsorption on a level base. To put it differently, the chip 12, once deformed, by no means completely returns to the level shape. Nor can any analysis be conducted on the LSI 26 and other circuits, once the chip 12 is deformed, as described earlier.

[0140] Only a part of the back 12a of the chip 12 needs to be subjected to rough surface processing, to which part is applied stress. The processing may be carried out by means of, for example, scraping by dicing, or sand blast, sandpaper or treatment by laser beam projection.

[0141] The chip 12 only needs to, when detached from the board 3, at least partially deform due to stress or preferably is such that the transistor section 21 at least partially deforms convexly or concavely.

[0142] Further, there are no particular limitations on the materials of the package 8, board 3, anisotropic conducting glue 5, etc. of embodiments 1 and 2. The package 8 may be provided only when required. To put it differently, the semiconductor device 1, 11 may not be a packaged type. In addition, the semiconductor device 1, 11 may not be of a flipped-chip mounting type.

[0143] Only two factors need to be considered in determining to what extent the chip 2 is to be thinned down: the resultant chip 2 should receive a predetermined stress so that it deforms sufficiently when detached from the board 3; and the functions of the transistor, LSI circuit, and other components on the chip 2 should not be adversely affected when the chip 2 is level. Accordingly, there are no particular limitations on the thickness of the chip 2.

[0144] However, specifically, in view of the strength of silicon, the chip preferably has a thickness of 50 μm or less and more preferably in a range of 30 μm to 50 μm .

[0145] If being thinned down in this range, the chip 2 can avoid adversely affecting the functions of the transistor, LSI circuit, and other components when it is level, as well as can deform (e.g., warp) surely as desired when detached from the board 3.

[0146] As shown in Figure 2, the sensor section 22 in the chip 2 is preferably interposed at least between the transistor section 21 and the LSI circuit section 23. This is because, as described earlier, the detector section is provided in the sensor section 22 so as to electrically connect the transistor to the LSI circuit.

[0147] However, the sensor section 22 is not necessarily positioned between the transistor section 21 and the LSI circuit section 23, and may be positioned any-

where as long as it can electrically connect the transistor section 21 to the LSI circuit section 23. Accordingly, there is no particular limitations on the relative positions of the transistor section 21, sensor section 22, and LSI circuit section 23.

[0148] The LSI circuit 26 shown in Figure 3 includes an operation prohibition circuit 27 which allows the LSI circuit 26 to operate only when it receives low signal from the distortion sensor 25. Accordingly, the operation prohibition circuit 27 has a function of prohibiting the LSI circuit 26 from operating when the LSI circuit 26 alone is subjected to probing for circuit analysis.

[0149] Further, the operation prohibition circuit 27 only needs to be arranged to have the foregoing function and is not limited in any particular manner. The operation prohibition circuit 27 can be assembled from a resistor, for example. Alternatively, the operation prohibition circuit 27 may be arranged so that the power source and grounding of the distortion sensor 25 are provided at a common pad with the LSI circuit 26.

[0150] The distortion sensor 25 is not limited only to the arrangement shown in Figure 3. The distortion sensor 25 only needs to be arranged to be capable of detecting changes in value of the characteristic current I_d of the transistor 24 caused by the deformation of the level transistor section 21.

[0151] Specifically, for example, as the distortion sensor, an arrangement may be employed which, upon detection of a characteristic current of a predetermined value (or in a predetermined range), supplies such a signal (operation signal) to the LSI circuit that causes the LSI circuit to operate normally. Upon detection of a characteristic current of a value not equal to the predetermined value (or out of the predetermined range) or failure to detect the characteristic current, this distortion sensor preferably supplies such a signal (operation prohibit signal) to the LSI circuit that stops (prohibits) the operation of the LSI circuit. Another preferred arrangement is to stop the supply of the operation signal.

[0152] If the stress-induced deformation of the chip causes a change in an electrical property in any part of the chip other than the transistor section, a distortion sensor capable of detecting this change may be used as detector means. In this event, the distortion sensor is preferably arranged to detect a change in an electrical property occurring in that part and supplies a signal to the LSI circuit to prohibit the LSI circuit from operating.

[0153] In this manner, if such a part exists, the transistor section is not the only part which deforms due to stress (in which an electrical property changes) in the chip. In addition, the distortion sensor (detector section) may be positioned somewhere other than in the sensor section.

[Embodiment 3]

[0154] A third embodiment in accordance with the present invention will be now described. Here, for con-

venience, members of the present embodiment that have the same function as members of either of the first and second embodiments, and that are mentioned in that embodiment are indicated by the same reference numerals and description thereof is omitted.

[0155] Figure 10(a) is an explanatory drawing showing an arrangement of a semiconductor device 30 of the present embodiment. As shown in this Figure, the semiconductor device 30 is of a packaged type including a silicon semiconductor element chip (semiconductor element; hereinafter, simply "chip") 31 sealed inside an epoxy resin package 37.

[0156] The chip 31 is secured onto a die pad (board) 32 interposed by a silver paste 33.

[0157] On the front of the chip 31 are there provided an electronic circuit section and a pad section 35 as will be described later in detail. The pad section 35 is electrically connected to a lead wire 36 via a gold wire 34. In this manner, the semiconductor device 30 has a structure of a wire bonding type.

[0158] The back 31a of the chip 31 is subjected to rough surface processing to provide stress to the chip 31. As a result of the rough surface processing, the chip 31 (especially, the processed part) warps convexly due to stress when removed from the package 37 (detached from the die pad 32) as shown in Figure 10(b).

[0159] The chip 31 has thickness of 200 μm or more, whereas the part subjected to the rough surface processing is thinned down to 50 μm or less, and preferably in a range of 30 μm to 50 μm . Accordingly, the chip 31 (especially, the processing part) readily deforms due to stress when detached from the die pad 32.

[0160] The electronic circuit section provided on the front of the chip 31 includes a transistor section, a sensor section, and an LSI circuit section similarly to the electronic circuit section on the chip 2 shown in Figure 2.

[0161] The transistor section is a part where transistors are provided at high density. The sensor section is a part where a detector section (detector means) is provided together with a comparator and other components so as to detect an electrical property of the transistors. The LSI circuit section is a part where circuitry including an IC (integrated circuit) or LSI (large-scale integration) circuit is provided.

[0162] Especially, the electronic circuit section (at least the transistor section) is provided where the chip 31 is thinned down.

[0163] Now, a method of manufacturing the semiconductor device 30 will be described as an example.

[0164] First, a lead frame 38 is fabricated including a die pad 32 and a lead wire 36 at positions that match the mounting position of the chip 31.

[0165] A part of the die pad 32 is omitted to make a hollow space. Consequently, as shown in Figure 11, the die pad 32 has a hollow section 32a to allow internal access during the processing carried out in a later step on at least a part of the back 31a of the chip 31.

[0166] Next, as shown in Figure 12, silver paste 33 is

applied onto the die pad 32. The chip 31 is then placed on the die pad 32 while positioning correctly. The die pad 32 and chip 31 are compressed and secured to each other, while heating at about 160 °C to 170 °C. The silver paste 33 solidifies due to the heating, securing the chip 31 onto the die pad 32.

[0167] The pad section 35 of the chip 31 is electrically connected (wire bonded) to the lead wire 36 by the gold wire 34. Thereafter, a part of the package 37 is formed using a predetermined mold, by sealing with epoxy resin the die pad 32 except the hollow section 32a, i.e., the chip 31 except a part of the back 31a to be processed.

[0168] Then, the chip 31 thus secured and sealed is loaded in a predetermined place of a dicing machine. The back 31a of the chip 31 is scraped using a dicing blade provided in the dicing machine as shown in Figure 13. The scraping is carried out to reduce the thickness of the chip 31 to 50 μm or less, preferably to a range of 30 μm to 50 μm . There are no particular requirements for the scraping.

[0169] Such scrape processing, that is, the provision of a rough surface and reduction in thickness of a part of the back 31a of the chip 31 enables a predetermined stress to be applied to the chip 31 (especially, the processed part).

[0170] Then, as shown in Figure 14, the back 31a of the processed chip 31 is sealed with epoxy resin using a predetermined mold to fabricate the package 37, which completes the manufacture of the semiconductor device 30.

[0171] In this manner, the chip 31 has its back 31a subjected to rough surface processing. Therefore, once detached from the die pad 32 and deformed by stress, the chip 31 never completely returns to the level shape even by, for example, vacuum adsorption on a level base. To put it differently, the chip 31, once deformed, by no means completely returns to the level shape. Nor can any analysis be conducted on the LSI and other circuits, once the chip 31 is deformed, as described in the first embodiment.

[0172] Specifically, if the package 37 is removed from the chip 31 followed by detachment of the chip 31 from the die pad 32, the chip 31 (especially, transistor section) warps convexly due to stress. The warp causes a property of the transistor section to change, increasing its characteristic current I_d in value. Consequently, the characteristic voltage V_1 grows larger than the predetermined voltage V_2 ($V_1 > V_2$).

[0173] Therefore, the comparator Cp in the sensor section outputs high signal to the LSI circuit in the LSI circuit section, causing the operation prohibition circuit 27 to stop the operation of the LSI circuit. In these conditions, an attempt to conduct probing on the LSI circuit through application of drive voltage to the transistor 24 does not result in a successful circuit analysis.

[0174] Note that the chip 31 is scraped after sealed with epoxy resin. Therefore, the chip 31 can retain its level shape inside the semiconductor device 30 even

when it is thinned down and receives stress.

[0175] As can be seen from Figure 15 and Figure 16, in a conventional semiconductor device in which a die pad 42 without a hollow section, the back of the chip 31 cannot be subjected to processing after the chip 31 is secure. By contrast, in the semiconductor device 30, the die pad 32 to which the chip 31 is secured has a hollow section 32a which offers access to the back 31a of the chip 31 for processing after the chip 31 is secured.

[0176] Throughout the first to third embodiments, the chip 2, 12, and 31 (transistor section 21) have been described to warp convexly. However, this is not the only possibility. Alternatively, after the chip may be subjected to such processing that the chip deforms and takes a different shape (for example, concavely) when detached from the board.

[0177] Further, throughout the first to third embodiments, the transistor in the transistor section 21 are of an NMOS type (N-type metal oxide semiconductor). However, the transistor in the transistor section 21 is not limited to an NMOS type, as long as its electrical property (e.g., characteristic current I_d) changes when the transistor section 21 deforms. Similarly, there are no particular limitations on the specific arrangement of the circuit provided in the LSI circuit section 23.

[0178] For example, the transistor section 21 may include a transistor of a PMOS type (P-type metal oxide semiconductor).

[0179] With a PMOS transistor, the value of the characteristic current I_d changes oppositely; therefore, for example, by setting the reference oppositely for the comparator Cp, an identical effect is produced with an NMOS transistor.

[0180] Specifically, when the PMOS transistor is used, a stress (external force) is applied to the transistor section 21 so that it warps convexly in a direction perpendicular to current flow through the transistor and normal to the front of the chip 2, and as a result, the transistor section 21 actually warps due to the stress, forming a warped surface having a radius (r) of 10 mm. In these circumstances, the transistor, when activated, shows a 10 % decrease in its channel current.

[0181] If the semiconductor device is not of a flipped-chip mounting type, for example, the semiconductor element chip (semiconductor element) only needs to be covered all over (including the board) with a single material. Alternatively, the back of the semiconductor element chip is covered with a material having a higher rate for etchant than that of the material covering the front of the semiconductor element chip.

[0182] In this alternative, if the front of the semiconductor element chip is to be exposed by etching, the etchant reaches and etches the back of the semiconductor element chip too, thereby forcing the semiconductor element chip to deform when detached.

[0183] There are no particular limitations on the material of the package 37, die pad 32, and other members of the third embodiment.

[0184] The third embodiment only refers to a case where the back 31a of the chip 31 is partially scraped by dicing; however, the back 31a of the chip 31 may be scraped by a method other than dicing.

[0185] Further, there are no particular limitations on which parts of the chip 31 is(are) to be thinned down. However, the chip 31 is preferably thinned down so that at least the transistor section deforms due to stress to enable the distortion sensor (detector section) to detect an electrical property of the transistor.

[0186] Now, a brief description will be given below why a back-scraped (treated) chip warps by taking a wafer fabricated into chips as an example.

[0187] In manufacture of a semiconductor device, typically, a wafer made of chip base material (e.g., silicon) is polished and divided into a number of chips which are then packaged.

[0188] In the polishing, normally, a wafer is thinned down from its original thickness of 725 μm to about 200 μm to 300 μm , using grinding stone (#2000 to finish off the process).

[0189] Figure 17 is a graph showing measurements of relationships between the thickness and warp (degree of warp) of wafers which have been thinned down from their original thickness of 725 μm by polishing. Measurements were made on two round wafers (distinguished by ■ and •) of 8 inches in diameter which had the same specifications.

[0190] A warp of the wafer is defined as the difference (distance) between the highest and lowest points on the wafer mounted on a flat plane. The round wafer warps like a dome, so the warp is defined as the difference between the center and edge.

[0191] As shown in the graph of Figure 17, as the polishing progresses and the wafer is thinned down, the wafer warps increasingly.

[0192] Figure 18 is a graph showing measurements of relationships between amounts of etching and warp of wafers whose polished surfaces have been wet etched. Measurements were made on three wafers (distinguished by ♦, ■ and •) which had the same specifications.

[0193] As shown in the graph of Figure 18, etching about 1 μm of the polished surface to form a mirror surface enables the warped wafer to revert to the original shape.

[0194] Considering the two graphs (data) in combination, it is understood that a stressed layer so thin (about 1 μm) as to be removable by etching is formed on the wafer by the polishing (scraping) and warps the wafer.

[0195] We assume that polishing (scraping) of the wafer results in formation of a stress layer for the following reasons.

[0196] A wafer made of semiconductor base material (chip base material, typically silicon) retains its normal state (non-stressed state) as long as the surface crystals are interconnected orderly. Polishing damages the wafer surface and breaks the connections linking crystals,

disrupting the orderly crystalline structure. The part of the surface subjected to polishing and thereby undergoing disruption in the crystalline structure in this manner becomes a stressed (disrupted) layer.

[0197] Theoretically, the relationship between warp and stress are given by

$$\sigma = (E \cdot h^2) / ((1-\nu) \cdot 6 \cdot R t)$$

where $E/(1-\nu)$ is the elastic coefficient of the wafer in Pa, h is the thickness of the wafer, t is the thickness of the stressed layer, R is the radius of curvature matched to the warp of the wafer, and σ is the mean value of stress.

[0198] The radius of curvature matched to the warp decreases with an increase in the warp. Therefore, the above formula shows that the wafer warps in inverse proportion to the square of its thickness. This well coincides with the measurements shown in Figure 17 (there is only one variable parameter involved: the thickness of the wafer).

[0199] The present invention exploits this warping caused by the stressed layer, where the polishing (scraping) is carried out by scraping (processing) by means of dicing, sand blast, or sandpaper.

[0200] Scraping by means of dicing, sand blast, or sandpaper results in formation of a stressed layer similarly to the foregoing polishing and thereby causes the wafer to warp. If the chip is thinned down (less than or equal to 50 μm), the chip warps more readily. Laser treatment also produces a similar stressed layer.

[0201] As described so far, a semiconductor device in accordance with the present invention (the present semiconductor device) includes a semiconductor element secured to a board, including:

a detector section for detecting detachment of the semiconductor element from the board; and
an operation prohibition section for prohibiting operation of the semiconductor element when the detector section has detected the detachment of the semiconductor element from the board.

[0202] The present semiconductor device is arranged so that when the semiconductor element has been detached (or is to be detached) from the board, the operation prohibition section causes the semiconductor element to be incapable of operating. Hence, with the present semiconductor device, the semiconductor element is specified to failed to operate normally once detached from the board.

[0203] This prevents anyone unrelated to the manufacture of the present semiconductor device from conducting detailed analysis on the semiconductor element and thereby ensures safe concealment of secrets about the semiconductor element (e.g., operational properties of the integrated circuit).

[0204] It is preferred in the present semiconductor de-

vice if the semiconductor element is specified to deform when detached from the board and the detector section is specified to detect the detachment of the semiconductor element from the board through detection of the deformation of the semiconductor element. This allows the use of the distortion sensor as the detector section and facilitates the realization of the semiconductor device.

[0205] It is further preferred in this case if the semiconductor element includes a transistor having an electrical property changing according to the deformation of the semiconductor element and the detector section is specified to detect the deformation of the semiconductor element through detection of the change in the electrical property of the transistor.

[0206] The NMOS and PMOS transistors change electrical properties according to their deformation. Therefore, the deformation and detachment of the semiconductor element are detectable through detection of the change. This facilitates the provision of the present semiconductor device.

[0207] It is further preferred in this case if the detector section is specified to output an operation signal to the operation prohibition section when the electrical property of the transistor does not change and to stop the output of the operation signal when the electrical property of the transistor changes, and the operation prohibition section is specified not to prohibit the operation of the semiconductor element only while receiving the operation signal. This enables the operation of the operation prohibition section to be readily controllable.

[0208] It is also preferred in the present semiconductor device either if both the detector section and the operation prohibition section are formed on the semiconductor element or if the operation prohibition section is formed on the semiconductor element. This enables the operation prohibition section to continue to be in control even after the semiconductor element is completely detached from the board and separated from the present semiconductor device.

[0209] To specify the semiconductor element to deform if it is detached from the board, such stress should be applied to the semiconductor element when it is secured to the board that could otherwise deform the semiconductor element. The stress is provided by subjecting the semiconductor element either partially or entirely to rough surface processing when it is secured to the board. To facilitate the deformation, it is preferred if the semiconductor element has a reduced thickness of 50 μm or less (preferably, 30 μm to 50 μm) where the semiconductor element is subjected to the rough surface processing.

[0210] To describe the present invention differently, the present invention, for example, relates to a semiconductor device which can prevent analysis of the properties of the semiconductor element and circuit by making use of a change or the like that occurs to an electrical property of the transistor, integrated circuit, etc. as a re-

sult of the semiconductor element warping or otherwise deforming when the semiconductor element is detached from the board, as well as a method of manufacturing such a semiconductor device.

[0211] The semiconductor device in accordance with the present invention may be such that the semiconductor element including an integrated circuit is secured level onto the board in, for example, a package and operates normally only when the semiconductor element is level. The semiconductor element is specified to be receiving a stress (static stress) as a result of processing carried out on at least a part of its back and, when detached from the board, at least partially deform due to the stress. Therefore, when the semiconductor element is detached from all the other members and is no longer capable of retain its level shape, it changes in electrical and other properties and fail to operate normally. The semiconductor device in accordance with the present invention is specified to prevent analysis of the properties of the semiconductor element and circuit by making use of a change or the like that occurs to an electrical property of the transistor, integrated circuit, etc. as a result of the semiconductor element warping or otherwise deforming when the semiconductor element is detached from the board.

[0212] The chip 2 of Figures 1(a) and 1(b) may be secured via glue (anisotropic conducting glue) 5 onto a glass epoxy board (board) 3 formed by immersing, for example, epoxy resin in glass fiber. Since the bump 4 of the pad section 7 provided on the front of the chip 2 is connected to the wire section 6 made of copper film on the board 3, the semiconductor device 1 is of a flipped-chip mounting type.

[0213] The back 2a of the chip 2 may be subjected to predetermined processing and thereby entirely receives stress so that the chip 2 deforms when the chip 2 is removed from the package 8, that is, when the chip 2 is detached from the board 3.

[0214] The detector section in the sensor section 22 of Figure 2 may have a function of detecting a property of the transistor shown only when the transistor section 21 is level or an electrical property unique to a level part to control the operation of the LSI circuit in the LSI circuit section 23 and also a function of detecting a change in electrical properties of the transistor section 21 when the transistor section 21 deforms (becomes no longer level) to stop controlling the operation of the LSI circuit in the LSI circuit section 23.

[0215] The distortion sensor 25 of Figure 3 is an example of an OP-amplifier as the detector means provided in the chip 2. The LSI circuit 26 of Figure 3 may include the operation prohibition circuit 27 for prohibiting the LSI circuit 26 from operating, so as not to operate unless it receives a signal from the comparator Cp. The provision of the operation prohibition circuit 27 prevents the LSI circuit 26 from operating unless the LSI circuit 26 receives a signal from the comparator Cp.

[0216] In the arrangement of Figure 3, when the tran-

sistor 24 receives a drive voltage, the characteristic voltage V_1 develops depending on the resistor R connected to the transistor 24 and the characteristic current I_d flowing through the transistor 24. The characteristic voltage V_1 is applied to one of the two input terminals of the comparator Cp. The comparator Cp compares the characteristic voltage V_1 with the predetermined voltage V_2 applied in advance to the other input terminal to determine which voltage is higher and outputs low signal from the output terminal to the LSI circuit 26 if the characteristic voltage V_1 is either lower than or equal to the predetermined voltage V_2 , and conversely, outputs high signal from the output terminal to the LSI circuit 26 if the characteristic voltage V_1 is higher than the predetermined voltage V_2 . The operation of the LSI circuit 26 is controlled by the low and high signal from the distortion sensor 25. The LSI circuit 26 is thus specified to operate only when it receives low signal.

[0217] The step of mounting the chip 2 on the board 3 in the manufacture of the semiconductor device 1 of Figure 1(a) may be alternatively described as following.

[0218] First, the board 3 is fabricated including external output wiring for the wire section 6 so that the wiring matches in position the pad section 7 provided on the front of the chip 2 having a thickness of 200 μm or more. Meanwhile, a bump 4 is formed of gold on the pad section 7 on the front of the chip 2.

[0219] Then, as shown in Figure 4, after coating the board 3 with anisotropic conducting glue 5, the chip 2 is stacked on the board 3 so that the wire section 6 of the board 3 matches the bump 4 on the chip 2 in position. The chip 2 and the board 3 are compressed and secured to each other, while heating at about 200 $^{\circ}\text{C}$. The glue 5 solidifies due to the heating, securing the chip 2 onto the board 3. In other words, the chip 2 is mounted in a flipped posture so as to be level on the board 3.

[0220] In addition, the scraping of the back 2a by means of the dicing blade 9 shown in Figure 4 to Figure 6 is preferably carried out in a specified direction (for example, in a direction normal to the paper showing Figure 5), that is, in a one direction so that the chip 2 readily deforms due to stress.

[0221] The chip 2 can entirely receive a predetermined stress as a result of the scrape processing by means of the dicing blade 9 as shown in Figure 4 to Figure 6, that is, as a result of the rough surface processing carried out on the back 2a entirely.

[0222] The semiconductor device 11 includes identical components as the semiconductor device 1 of the first embodiment, except the chip.

[0223] The chip 12 described in the second embodiment only needs to receive stress by processing at least a part of its back 12a. Therefore, if the processing is to be carried out by at least one method selected from the group consisting of scraping by means of dicing, sand blast, and sandpaper and treatment by means of laser beam projection, at least a part of the back 12a of the chip 12 needs to be processed. The chip 12 only needs

to be specified so that at least a part of the chip 12 deforms, and more preferably at least a part of the transistor section 21 deforms convexly or concavely, due to stress when detached from the board 3.

[0224] The semiconductor device 1 (11) of the first (second) embodiment is arranged so that the chip 2 (12) is secured level onto the board 3 (for example, with the chip being flipped) and operates normally only when it is level. Consequently, the chip 2 (12), when detached from the board 3 and is deformed, causes a change in an electrical or other property of, for example, the transistor section 21 and fails to operate normally. Thus, the chip 2 (12) is protected from analysis of the integrated circuit, and the secret information on the chip 2 (12) is safely concealed.

[0225] The chip 31 is secured onto the die pad (board) 32 interposed by the silver paste 33. The pad section 35 formed on the front of the chip 31 is electrically connected to the lead wire 36 via the gold wire 34. Therefore, the semiconductor device 30 has a structure of a wire bonding type. The back 31a of the chip 31 partially receives stress as a result of predetermined processing in such a fashion that the chip 31 deforms when the chip 31 is removed from the package 37, that is, when the chip 31 is detached from the die pad 32.

[0226] Similarly to the chip 2 of the first embodiment, the chip 31 includes a transistor section where transistors are provided at high density, a sensor section where detector means is provided together with a comparator and other components to detect an electrical property of the transistors, and an LSI circuit section where circuitry including an IC or LSI circuit is provided. In the present embodiment, the chip 31 has thickness of 200 μm or more and partially thinned down to 50 μm or less and more preferably to a range of 30 μm to 50 μm . Therefore, the chip 31 readily deforms when detached from the die pad 32 due to stress applied to a part of the back 31a which is the processed part.

[0227] A part of the die pad 32 is omitted to make a hollow space. Consequently, the die pad 32 has a hollow section 32a to allow internal access during the processing carried out in a later step on at least a part of the back 31a of the chip 31.

[0228] Further, it is a fact confirmed by the data shown in Figures 17 and 18 that polishing (scraping) results in the formation of a stressed layer on the wafer (chip) and causes the wafer to warp.

[0229] The back of the polished wafer bears scratches from the polishing. Damaged semiconductor base material (typically, silicon) has its crystalline structure disrupted. Silicon can retain its normal state as long as crystals are interconnected orderly. But in damaged silicon, the orderly crystalline structure is disrupted and broken with the crystal connections cut off. This disrupted part presumably becomes a stressed layer.

[0230] The present invention may be described as follows, by way of the first to sixth semiconductor devices and the first to third methods of manufacturing a semi-

conductor device. The first semiconductor device is a semiconductor device, in which a semiconductor element with an integrated circuit is secured to a board, and is arranged so that the semiconductor element is secured level and specified to operate normally only when the semiconductor element is level.

[0231] According to the arrangement, the semiconductor element is specified to operate normally only when it is level. Therefore, if the semiconductor element is no longer capable of sustaining its level shape as a result of, for example, detachment of the semiconductor element from the board, the semiconductor element does not operate normally due to a resultant change and the like in its electrical properties. This ensures that any analysis is prohibited from being conducted on the integrated circuit on the semiconductor element. Thus, secrets can be concealed safely about the semiconductor element.

[0232] The second semiconductor device is arranged so that, in the first semiconductor device, the semiconductor element is of a flipped-chip mounting type.

[0233] According to the arrangement, to conduct analysis on the integrated circuit on the semiconductor element, the semiconductor element must be detached from the board. However, the semiconductor element, once detached from the board, is no longer capable of sustaining its level shape and fails to operate normally due to a resultant change in its electrical properties. Thus, secrets can be concealed safely about the semiconductor element.

[0234] The third semiconductor device is arranged so that in either one of the first and second semiconductor devices, the semiconductor element receives such stress as a result of processing at least a part of a back thereof that when the semiconductor element is detached from the board, the semiconductor element at least partially deforms due to the stress.

[0235] According to the arrangement, the semiconductor element is specified to at least partially deform due to stress when detached from the board. Thus, a change occurs to an electrical property, and secrets can be concealed more safely.

[0236] The fourth semiconductor device is arranged so that in any one of the first to third semiconductor devices, the semiconductor element has a thickness of 50 μm or less where the semiconductor element is processed.

[0237] According to the arrangement, the semiconductor element, having a typical thickness of 200 μm or more, is fabricated so that when the semiconductor element is detached from the board, the processed, and thereby thinned down part more readily deforms due to stress. Thus, secrets can be concealed more safely.

[0238] The fifth semiconductor device is arranged so that in the first to fourth semiconductor devices, the semiconductor element is specified to include a transistor section where transistors are provided at high density, the transistor section at least partially deforming con-

vexly or concavely due to the stress.

[0239] According to the arrangement, the semiconductor element is specified so that when the semiconductor element is detached from the board, the transistor section at least partially deforms convexly or concavely due to stress. Thus, a change occurs to an electrical property, and secrets can be concealed more safely.

[0240] The sixth semiconductor device is arranged so that in any one of the first to fifth semiconductor devices, the semiconductor element includes detector means for detecting an electrical property developing in a level part only when the level part is level, so as to control operation of the integrated circuit.

[0241] According to the arrangement, the semiconductor element, if the semiconductor element is no longer capable of sustaining its level shape as a result of detachment from the board, a change occurs to its electrical properties. With the detector means detecting the change occurring to the electrical properties and thereby stopping the control of the operation of the integrated circuit, the semiconductor element fails to operate normally. This further ensures that any analysis is prohibited from being conducted on the integrated circuit on the semiconductor element. Thus, secrets can be concealed more safely.

[0242] The first method of manufacturing a semiconductor device includes, after securing a semiconductor element with an integrated circuit to a board so as to be level, the step of processing at least a part of a back of the semiconductor element to develop such stress that when the semiconductor element is detached from the board, at least a part thereof deforms.

[0243] According to the arrangement, the semiconductor element is given such stress that when the semiconductor element is detached from the board, at least a part thereof deforms. Therefore, if the semiconductor element is detached from the board and can no longer sustain its level shape, the semiconductor element does not operate normally due to a resultant change and the like in its electrical properties. This ensures that any analysis is prohibited from being conducted on the integrated circuit on the semiconductor element. Thus, a semiconductor device can be manufactured in which secrets can be concealed safely about the semiconductor element.

[0244] The second method of manufacturing a semiconductor device is arranged so that in the first method of manufacturing a semiconductor device, the processing step is specified to be carried out by at least one technique selected from the group consisting of scraping by means of dicing, sand blast, and sandpaper and treatment by means of laser beam projection.

[0245] According to the method, the semiconductor element is given stress using an easy, convenient technique. Thus, a semiconductor device can be readily manufactured in which secrets can be concealed safely.

[0246] The third method of manufacturing a semicon-

ductor device is arranged so that in either one of the first and second methods of manufacturing a semiconductor device, the semiconductor element is fabricated to have a thickness of 50 μm or less where the semiconductor element is processed.

[0247] According to the method, the semiconductor element, having a typical thickness of 200 μm or more, is fabricated so that the processed, and thereby thinned down part more readily deforms due to stress. Thus, a semiconductor device can be readily manufactured in which secrets can be concealed more safely.

[0248] The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art intended to be included within the scope of the following claims.

Claims

1. A semiconductor device (1, 11, 30), in which a semiconductor element (2, 12, 31) with an integrated circuit (26) is secured to a board (3, 32),
wherein the semiconductor element (2, 12, 31) is secured level and specified to operate normally only when the semiconductor element (2, 12, 31) is level.
2. The semiconductor device (1, 11, 30) as defined in claim 1,
wherein the semiconductor element (2, 12, 31) is of a flipped-chip mounting type.
3. The semiconductor device (1, 11, 30) as defined in claim 1,
wherein the semiconductor element (2, 12, 31) receives such stress as a result of processing at least a part of a back (2a, 12a, 31a) thereof that when the semiconductor element (2, 12, 31) is detached from the board (3, 32), the semiconductor element (2, 12, 31) at least partially deforms due to the stress.
4. The semiconductor device (1, 11, 30) as defined in claim 3,
wherein the semiconductor element (2, 12, 31) has a thickness of 50 μm or less where the semiconductor element (2, 12, 31) is processed.
5. The semiconductor device (1, 11, 30) as defined in claim 3,
wherein the semiconductor element (2, 12, 31) is specified to include a transistor section (21) where transistors (24) are provided at high density, the transistor section (21) at least partially deforming convexly or concavely due to the stress.
6. The semiconductor device (1, 11, 30) as defined in claim 1,
wherein the semiconductor element (2, 12, 31) includes detector means (25) for detecting an electrical property developing in a level part only when the semiconductor element is level, so as to control operation of the integrated circuit (26).
7. A method of manufacturing a semiconductor device (1, 11, 30), comprising, after securing a semiconductor element (2, 12, 31) with an integrated circuit (26) to a board (3, 32) so as to be level, the step of processing at least a part of a back (2a, 12a, 31a) of the semiconductor element (2, 12, 31) to develop such stress that when the semiconductor element (2, 12, 31) is detached from the board (3, 32), at least a part thereof deforms.
8. The method of manufacturing a semiconductor device (1, 11, 30) as defined in claim 7,
wherein the processing step is specified to be carried out by at least one technique selected from the group consisting of scraping by means of dicing, sand blast, and sandpaper and treatment by means of laser beam projection.
9. The method of manufacturing a semiconductor device (1, 11, 30) as defined in claim 7,
wherein the processing step is specified to render the semiconductor element (2, 12, 31) have a thickness of 50 μm or less where the semiconductor element (2, 12, 31) is processed.
10. A semiconductor device (1, 11, 30) including a semiconductor element (2, 12, 31) secured to a board (3, 32), comprising:
a detector section (25) for detecting detachment of the semiconductor element (2, 12, 31) from the board (3, 32); and
an operation prohibition section (27) for prohibiting operation of the semiconductor element (2, 12, 31) when the detector section (25) has detected the detachment of the semiconductor element (2, 12, 31) from the board (3, 32).
11. The semiconductor device (1, 11, 30) as defined in claim 10,
wherein:
the semiconductor element (2, 12, 31) is specified to deform when detached from the board (3, 32); and
the detector section (25) is specified to detect the detachment of the semiconductor element (2, 12, 31) from the board (3, 32) through detection of the deformation of the semiconductor element (2, 12, 31).

12. The semiconductor device (1, 11, 30) as defined in claim 11,

wherein:

the semiconductor element (2, 12, 31) includes a transistor (24) having an electrical property changing according to the deformation of the semiconductor element (2, 12, 31); and the detector section (25) is specified to detect the deformation of the semiconductor element (2, 12, 31) through detection of the change in the electrical property of the transistor (24).

13. The semiconductor device (1, 11, 30) as defined in claim 12,

wherein:

the detector section (25) is specified to output an operation signal to the operation prohibition section (27) when the electrical property of the transistor (24) does not change and to stop the output of the operation signal when the electrical property of the transistor (24) changes; and the operation prohibition section (27) is specified not to prohibit the operation of the semiconductor element (2, 12, 31) only while receiving the operation signal.

14. The semiconductor device (1, 11, 30) as defined in claim 12,

wherein the transistor (24) is of either an NMOS or PMOS type.

15. The semiconductor device (1, 11, 30) as defined in claim 10,

wherein the operation prohibition section (27) is specified to prohibit operation of an integrated circuit (26) provided in the semiconductor element (2, 12, 31).

16. The semiconductor device (1, 11, 30) as defined in claim 10,

wherein the detector section (25) and the operation prohibition section (27) are formed on the semiconductor element (2, 12, 31).

17. The semiconductor device (1, 11, 30) as defined in claim 11,

wherein the semiconductor element (2, 12, 31), when secured to the board (3, 32), receives such stress that could otherwise deform the semiconductor element (2, 12, 31).

18. The semiconductor device (1, 11, 30) as defined in claim 17,

wherein the semiconductor element (2, 12, 31) is at least partially subjected to rough surface processing when the semiconductor element (2, 12,

31) is secured to the board (3, 32).

19. The semiconductor device (1, 11, 30) as defined in claim 18,

wherein the semiconductor element (2, 12, 31) has a thickness of 50 μm or less where the semiconductor element (2, 12, 31) is subjected to the rough surface processing.

20. The semiconductor device (1, 11, 30) as defined in claim 18,

wherein the semiconductor element (2, 12, 31) has a thickness of 30 μm to 50 μm where the semiconductor element (2, 12, 31) is subjected to the rough surface processing.

21. A semiconductor device including a semiconductor element having an integrated circuit, and a support to which the semiconductor element is fixed in a predetermined configurational state required for it to operate normally, the semiconductor element being adapted to assume a different configurational state when detached from said support.

FIG. 1(a)




FIG. 1(b)




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8(a)




FIG. 8(b)




FIG. 9(a)




FIG. 9(b)




FIG. 10 (a)




FIG. 10 (b)




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18





FIG.19



THIS PAGE BLANK (USPTO)

(19)



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 139 424 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
22.10.2003 Bulletin 2003/43

(51) Int Cl.7: H01L 23/58

(43) Date of publication A2:
04.10.2001 Bulletin 2001/40

(21) Application number: 01302597.8

(22) Date of filing: 21.03.2001

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE TR
Designated Extension States:
AL LT LV MK RO SI

(30) Priority: 31.03.2000 JP 2000098431

(71) Applicants:

- Sharp Kabushiki Kaisha
Osaka-shi, Osaka 545-8522 (JP)
- Nippon Telegraph and Telephone Corporation
Tokyo 100-8116 (JP)

(72) Inventors:

- Yanagawa, Eiji
Tenri-shi, Nara 632-0004 (JP)

- Nakano, Akihiko
Nara-shi, Nara 631-0065 (JP)
- Ohmi, Toshinori
Kitakatsuragi-gun, Nara 635-0831 (JP)
- Matsumoto, Hironori
Nara-shi, Nara 630-8144 (JP)
- Takeda, Tadao
Ebina-shi, Kanagawa 243-0433 (JP)
- Unno, Hideyuki
Ebina-shi, Kanagawa 243-0431 (JP)
- Ban, Hiroshi
Machida-shi, Tokyo 194-0004 (JP)


(74) Representative: Brown, Kenneth Richard et al
R.G.C. Jenkins & Co.
26 Caxton Street
London SW1H 0RJ (GB)

(54) Semiconductor device and method of manufacturing the same

(57) In the present semiconductor device, a chip with an LSI circuit is secured to a board 3 (with the chip flipped) so as to be level. The LSI circuit on the chip is specified to operate normally only when the chip is level. Further, the back of the chip is processed so as to give stress to the chip. The chip has a reduced thickness of

50 μm or less (alternatively 30 μm to 50 μm). Therefore, when the chip is detached from the board, it deforms and is no longer level due to the stress, which prohibits the LSI circuit from operating normally. This way, the present semiconductor device ensures that no analysis can be conducted on the LSI circuit once the chip is detached.

FIG. 1 (a)



EP 1 139 424 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 01 30 2597

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	EP 0 884 778 A (NIPPON TELEGRAPH & TELEPHONE) 16 December 1998 (1998-12-16) * column 1, line 33 - column 7, line 43 *	1-5,7-9, 21	H01L23/58
A	---	6,10-20	
X	US 5 861 652 A (COLE RICHARD K ET AL) 19 January 1999 (1999-01-19) * column 1, line 46 - column 3, line 67 *	1,2,6, 10,15,21	
A	---	3-5,7-9, 11-14, 16-20	
X	FR 2 727 226 A (SCHLUMBERGER IND SA) 24 May 1996 (1996-05-24) * page 2, line 27 - page 11, line 15 *	10,16,21	H01L
A	-----	1-9, 11-15, 17-20	
The present search report has been drawn up for all claims			
Place of search MUNICH		Date of completion of the search 29 August 2003	Examiner Neumann, A
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ----- & : member of the same patent family, corresponding document	
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document			

EPO FORM 1503 (01.82) (P/M/C/21)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 01 30 2597

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.
The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

29-08-2003

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
EP 0884778	A	16-12-1998	EP	0884778 A2	16-12-1998
			JP	11031208 A	02-02-1999
			US	6060773 A	09-05-2000

US 5861652	A	19-01-1999	AU	2301997 A	17-10-1997
			DE	69706043 D1	13-09-2001
			DE	69706043 T2	06-12-2001
			EP	0892988 A1	27-01-1999
			WO	9736326 A1	02-10-1997

FR 2727226	A	24-05-1996	FR	2727226 A1	24-05-1996
			DE	69504208 D1	24-09-1998
			DE	69504208 T2	29-04-1999
			EP	0792497 A1	03-09-1997
			ES	2122702 T3	16-12-1998
			WO	9616378 A1	30-05-1996
			FR	2727227 A1	24-05-1996
			JP	10509260 T	08-09-1998
			US	5877547 A	02-03-1999

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

THIS PAGE BLANK (USPTO)